Sent to Die







FIG. 4A







TO FIG. 7B

The state of the s

FIG. 潤

TO FIG. 意




FIG. 76




FIG. 8
DEAD RECKONING RE-SYNC

MUST ALTER ITS
DELAY VECTOR TO
ALLOW THE FARTHEST
RU'S TO SYNCHRONIZE
TO THE SAME FRAME
AS THE NEAREST RU'S
AND BROADCASTS A
MESSAGE TO ALL RU'S
INDICATING WHEN AND
BY HOW MUCH IT WILL
ALTER ITS DELAY
VECTOR


248

EACH RU RECEIVES
BROADCAST AND
ALTERS ITS DELAY
VECTOR BY AMOUNT
INSTRUCTED AT TIME
CU ALTERS ITS DELAY
VECTOR

- 250

EACH RU REINITIATES SYNCHRONIZATION PROCESS

FIG. 9
PRECURSOR EMBODIMENT







FIG. 13









FIG. 18










FIG. 20






FIG. 42


MAPPING FOR FALL-BACK MODE - LSB'S





	CODE	INPHASE	QUADRATURE	
	0000	111	111	= -1 -
	0000	001	111	<u> = 1- </u>
		001	001	= 1+j
	0010	111	001	= -1+
	0011	011	111	= 3 - j
	0100	001	011	= 1+3*1
	0101		001	= -3 + j
	0110	101	101	= -1 - 3 * j
	0111	111	011	=+3 + 3*
	1000	011	011	= -3 + 3 * j
	1001	101	101	= -3 - 3 * j
	1010	101		= 3 - 3*
403~	1011	011	101	=-1+3*1
400	(1100	111	011) 111	= -3 - j
	1101	101		= 1 - 3 *]
	1110_	001	101	= 3 + 1
	1111	. 011	001	<u> </u>

FIG.22




70 A FIG. **23**A

20B FIG. 23B


1+ja	3-j	1+j3	-3+j	-1-j3	
PHASE	0	96	180	06-	
LSBs y1 y0	8	10	10	11	

			_	_		1
1+jO WHEN LSB=11	 5-	<u>-</u>	5. 4	2	[+e- -	
1+jQ WHEN LSB=10	-3+j	-1-13		3-]	1+13	
1+jQ WHEN LSB=01	1+j3	-3+		-1-3		
1+jQ WHEN LSB=00	.j-6	4 . 13	2[+	-3+j	Š	<u>0[-1-</u>
PHASE difference (2nd-1st symbol)	0	3	08	180		O.S
MSBs y3 y2	90	3	6	C F	2	-

LSB & MSB FALLBACK MODE MAPPINGS FIG. 44



1514



ERRIR FOR THIS RU FROM

PREAMBLE DATA IN ASSIGNED TS

PROPES IN MEMORY

LOCATION MAPPED TO

THIS RU

AS PAYLOAD DATA FROM
THIS RU IS RELEIVED,

CU CPU LOUKS UP
PHASE FERROR FOR THIS
RU AND SENDS TO


CONTROL CIRCUITRY


FOR A ROTATIONAL


AMPLIFIER & G2 AMPL.


ROTATIONAL AMPLIFIERS
CORRECTS PHASE OF
INCOMING DATA TO
PHASE OF MASTER CLOCK
SO SAMPLING OF
RECEIVED DAYA POINTS
OCCURS AT PROPER
TIMES


FIG. 27











10.3

The stand was the standard of the standard of




FIG. 39 35







FIG. **40**





57 FIG. 41


FINE TUNING TO CENTER BARKER CODE



















CU RANGING & CONTENTION BESODUTION
COLSTBE


FIG. 3148




CONTENTION RESOLUTION - RUUSING BINARY STACK

FIG. 33 49









FRAME DETECTOR
FRAME SYNC/KILOFRAME DETECT

FIG. 52



STATE MACHINE FIG. 53



CU SENDS MESSAGE TO RU TELLING IT TO SEND EQUALIZATION DATA TO CU USING ALL 8 OF THE FIRST 8 ORTHOGONAL CYCLIC CODES AND BPSK MODULATION.

1116

RU SENDS SAME TRAINING DATA TO CU ON 8 DIFFERENT CHANNELS SPREAD BY EACH OF FIRST 8 ORTHOGONAL CYCLIC CODES.

- 1118

CU RECEIVER RECEIVES DATA, AND FFE 765, DFE 820 AND LMS 830 PERFORM ONE INTERATION OF TAP WEIGHT(COEFFICIENT) ADJUSTMENTS.

- 1120

TAP WEIGHT (COEFFICIENT)
ADJUSTMENTS CONTINUE
UNTIL CONVERGENCE WHEN
ERROR SIGNALS DROP OFF
TO NEAR ZERO.

1122

AFTER CONVERGENCE DURING TRAINING INTERVAL, CU SENDS FINAL FFE AND DFE COEFFICIENTS TO RU.

/1124

RU SETS FINAL FFE & DFE COEFFICIENTS INTO PRECODE FFE/DFE FILTER IN TRANSMITTER.

-1126

CU SETS COEFFICIENTS OF FFE 765 AND DFE 820 TO ONE FOR RECEPTION OF UPSTREAM PAYLOAD DATA.

TO FIG. 45C♥

FIG. 458

FROM FIG. 45B

1128

DOWNSTREAM EQUALIZATION

CU SENDS EQUALIZATION TRAINING DATA TO RU SIMULTANEOUSLY ON 8 CHANNELS SPREAD ON EACH CHANNEL BY ONE OF THE FIRST 8 ORTHOGONAL CYCLIC CODES MODULATED BY BPSK.


1130

RU RECEIVER RECEIVES EQUALIZATION TRAINING DATA IN MULTIPLE ITERATIONS AND USES LMS 830, FFE 765, DFE 820 AND DIFFERENCE CALCULATION CIRCUIT 832 TO CONVERGE ON PROPER FFE AND DFE TAP WEIGHT COEFFICIENTS.

1132


AFTER CONVERGENCE, CPU READS FINAL TAP WEIGHT COEFFICIENTS FOR FFE 765 AND DFE 820 AND LOADS THESE TAP WEIGHT COEFFICIENTS INTO FFE/DFE CIRCUIT 764; CPU SETS FFE 765 AND DFE 820 COEFFICIENTS TO INITIALIZATION VALUES.

FIG. 45°C 53° n




SIMPLE CU SPREAD SPECTRUM RECEIVER

FIG. 88 1/2



Ci Zi




SYNCHRONOUS TDMA SYSTEM

Π Ω **¼** % ◊

OFFSET	1B ASIC	2A ASIC			
(Chips)	RGSRH RGSRL	RGSRH RGSRL			
0	0x0000 0x8000	0x0001 0x0000			
1/2	0x0000 0xC000	0x0001			
1	0x0000 0x4000	0x0000 0x8000			
-1	0x0001 0x0000	0x0002 0x0000			


FIG. 58

Training Algorithm




F16.59

Initial 2-Step Training Algorithm



2-STEP INITIAL EQUALIZATION TRAINING


EQ Stability Check



Note: $Thrld_{coeff} = 7F00H$ $Thrld_{stable} = 10^{-3}$


F16.61

Periodic 2-Step Training Algorithm



F16.62

RACM Correction




Note:
$$Thrld_{amp} = TBD$$

$$Thrld_{phase} = TBD$$

ROTATIONAL AMPLIFIER CORRECTION
FIG. 63

1000年 · 福州 李文明 · 1000年 · 1000年


EQ Convergence Check




Note: $Thrld_{converge} = 10^{-5}$

F16. 64


Power Alignment Flow Chart



F16. 65



F16. 66



Total Turn Around (TTA) in frames = Offset






FIG. 68

Figure 3.1. Frame start propagation along the channel-


A State of the State of



Control message (downstream) and function (upstream) propagation in a 3 frames TTA channel



F16.70



Rigure 3:44: Overall view of the CU sensing windows in a "boundless ranging" algorithm

Chip\FR	1	2	3	4	5	6	7		33
1	0	0	1	0	0	1	1		0
2	1	0	0	1	1	1	1		
3	0	0	0	1:	1	1			
4	0	0	0	1	0	0	0		0
5	0	1	0	0	1				
6	0	0	1	1	1				
7	0	0	0	1	1				
8	0	0	0	0	44	0	0	···	

F16.72